Resonant forward-biased guard rings for suppression of substrate noise in mixed-mode CMOS circuits by Forbes, Leonard
AN ABSTRACT OF THE THESIS OF
Bernard L. Ficq for the degree of Master of Science in
Electrical and Computer Engineering presented on June 2, 1994.
Title: Resonant Forward-Biased Guard Rings for Suppression of Substrate Noise
in Mixed-Mode CMOS Circuits
Abstract Approved:
Previous work at Stanford University has demonstrated that inductance in the
substrate connection is the principal problem underlying the coupling of digital
switching noise into analog circuits. The low impedance substrate can be treated
as a single node over a local area. Switching in the digital circuits produces
current transients in the substrate. These transients are subsequently amplified in
the analog portions of the overall mixed-mode circuit. Various guard rings and
other techniques, including the use of new logic circuit families, have been
proposed to suppress this noise. This work demonstrates that by using the
capacitance of a forward biased guard ring(s), the substrate noise at a specific
frequency(ies) can be reduced by resonating the guard ring capacitance with the
substrate lead inductance to provide a very low substrate-to-ground impedance.
In this manner, noise at particular frequencies, which are problematic to the
analog circuit, can be suppressed. Tuning can be accomplished by varying the
current in the forward-biased guard ring diodes.
Redacted for PrivacyResonant Forward-Biased Guard Rings 
for
 
Suppression of Substrate Noise
 
in
 
Mixed-Mode CMOS Circuits
 
by 
Bernard L. Ficq 
A THESIS
 
submitted to
 
Oregon State University
 
in partial fulfillment of 
the requirements for the 
degree of 
Master of Science 
Completed June 2, 1994
 
Commencement June 1995
 APPROVED:
Professor of Ele rical and o puter Engineering in Charge of Major
Chairman of D artment of Electrical and Computer Engineering
Dean of the Graduate S I
Date Thesis is Presented June 2, 1994
Typed by Researcher for Bernard L. Ficq
Redacted for Privacy
Redacted for Privacy
Redacted for PrivacyTABLE OF CONTENTS 
Page 
CHAPTER 1: INTRODUCTION  1
 
APPENDIX B: MODEL FILE FOR
 
APPENDIX C: MODEL FILE FOR
 
APPENDIX D: MODEL FILE FOR
 
APPENDIX H: FREQUENCY RESPONSE
 
APPENDIX I: HSPICE CIRCUIT FILE FOR
 
CHAPTER 2: BACKGROUND  2
 
CHAPTER 3: RESONANT FORWARD-BIASED
 
GUARD RINGS  5
 
CHAPTER 4: CONCLUSION  30
 
REFERENCES  31
 
APPENDICES  32
 
APPENDIX A: HSPICE CIRCUIT FILE  33
 
NARROW BASE DIODE  37
 
N-CHANNEL DEVICES  37
 
P-CHANNEL DEVICES  37
 
APPENDIX E: LAYOUT OF CMOS AMPLIFIER  38
 
APPENDIX F: LAYOUT OF RING OSCILLATOR  39
 
APPENDIX G: LAYOUT OF CMOS INVERTER CELL  40
 
OF AMPLIFIER  41
 
CMOS AMPLIFIER  42
 LIST OF FIGURES
 
Figure  Page 
1.  1 pm CMOS Single-Ended Differential Amplifier  6
 
2.  CMOS Inverter Cell  8
 
3.  49-Stage Ring Oscillator  10
 
4.  AC Small-Signal Diode Model  11
 
5.  AC Equivalent Circuit of Guard Ring Structure  16
 
6.  Typical CMOS Process With No Guard Ring  21
 
7.  Substrate Noise Magnitude w/o Guard Ring  23
 
8.  FFT Components of Transient Response  24
 
9.  Substrate Noise Magnitude at -0.40V Bias  25
 
10.  Substrate Noise Magnitude at -0.60V Bias  26
 
11.  Substrate Noise Magnitude at Optimal Bias  28
 
12.  FFT Response of Guard Ring at Optimal Bias  29
 Resonant Forward-Biased Guard Rings
 
for
 
Suppression of Substrate Noise
 
in
 
Mixed-Mode CMOS Circuits
 
CHAPTER 1: INTRODUCTION 
Miniaturization and low power consumption are the major industry trends as low 
power and portable applications rapidly expand their presence in a variety of 
markets, including telecommunications and consumer electronics. These market 
requirements demand IC manufacturers to increase the level of circuit integration; 
indeed, these requirements are the driving force behind the explosion in mixed-
signal application technology. Mixed-signal integrated circuits are application-
specific products that combine analog building block functions, digital logic, and 
memory functions on the same silicon substrate. Using a single process 
technology, mixed-mode ICs offer the ideal solution to integrate analog, digital, 
and memory functions on a single chip in the effort to reduce power consumption 
and area requirements while simultaneously increasing reliability and 
performance. 2 
CHAPTER 2: BACKGROUND
 
Inductance in the substrate connection is the principal factor underlying the 
coupling of digital switching noise into analog circuits that are fabricated on the 
same die [1]. This noise is coupled into the common substrate of the digital and 
analog circuitry. As a result, switching in the digital circuits produces current 
transients in the underlying substrate. These transients are subsequently amplified 
in the analog portions of the overall mixed-mode circuit. This digital switching 
noise is transferred to the analog circuitry primarily through the substrate 
although capacitive coupling between the interconnect lines also contributes [1]. 
The introduction of significant noise into the analog portion of the mixed-mode 
circuit limits both the accuracy and precision of the analog functions, and 
therefore corrupts the analog signal. 
Noise is the primary concern in integrating digital and analog functions onto the 
same silicon substrate. Smith et al. [2] report that substrate noise due to digital 
switching is typically several orders of magnitude greater than the flicker and 
thermal shot noise in silicon devices. Thus, substrate crosstalk between analog 
and digital circuits poses a potential problem in mixed-signal applications. 
Various methodologies have been proposed to negate the influence of crosstalk in 
mixed-mode integrated circuits. Previous investigations of substrate crosstalk 
have focused primarily on the issue of capacitive coupling between logic lines and 3 
the substrate. Typical solutions include minimizing the output resistance of 
analog circuits and increasing the physical separation between the analog and 
digital portions on the mixed signal integrated circuit. Smith et al. [2] suggest 
fabricating an n-well capacitor to suppress substrate noise and decouple the power 
supply noise. 
Physical separation, implementing guard rings in both the near and far field, 
using a low-inductance substrate, and increasing the number of package pins were 
suggested by Su et al. [1] to reduce the effects of switching noise. Su et al. also 
proposed concentric n-well and p+ guard rings to protect the analog portions of 
the chip. 
Substrate pumping is another technique that has been proposed [3] [4] [5]. 
Substrate pumping develops a negative bias at the backgate terminal of the 
transistors. This lowers the diffusion-to-substrate capacitance and 
correspondingly decreases the noise coupled into the substrate. However, 
substrate pumping and the previously proposed techniques share the common 
drawback of providing only marginal reductions in noise; the noise level is 
typically reduced by a factor of two or three. Additionally, entirely new logic 
circuit families have been introduced in an effort to mitigate substrate noise 
generation. For example, Maskai et al. [6] [7] introduced folded source-coupled 
logic in 1992. 4 
The digital circuit investigated here consists of a 49-stage CMOS ring oscillator 
that shares a common substrate with a 2-stage CMOS analog amplifier. The ring 
oscillator is employed to generate substrate noise by virtue of the switching of its 
inverter stages. The noise associated with the switching of the inverters is 
coupled into the substrate. The switching noise is amplified by the amplifier and 
the result is observed at the amplifier's output node. 
The proposed solution suggests fabricating a forward-biased guard ring at the 
common substrate node. This guard ring assumes the form of a narrow base 
width diode and acts as an on-chip capacitor. Theoretical analysis indicates that 
the resonant guard ring is capable of suppressing substrate noise by two orders of 
magnitude. 5 
CHAPTER 3: RESONANT FORWARD-BIASED GUARD RINGS 
The amplifier shown in Figure 1 is a single-ended CMOS 2-stage differential 
amplifier that uses a single 5V power supply. The transistors are simulated using 
1 pm technology and modeled in HSPICE Level 3. Level 3 is based on the 
empirical SPICE 2G model and accounts for 2-dimensional effects depending 
upon junction depth and depletion depths. Level 3 also accounts for drain-
induced barrier lowering and offers greater probability of convergence. The area 
calculation parameter (ACM) allows HSPICE to model the bulk-to-source and the 
bulk-to-drain diodes. The ACM parameter controls the geometry of the source 
and drain diffusion and includes the diffusion resistance, capacitance, and DC 
currents to the substrate. The simulations utilize Level 2 of the area calculation 
method which calculates the parameters as functions of element area and width. 
The amplifier consists of a differential input stage using n-channel transistors M3 
and M4. M3 and M4 have 50pm channel widths. Transistors M1 and M2 are p-
channel active loads that drive the bias current through M5. Due to the 
symmetry of the differential input stage, M1 and M2 also have matched channel 
widths at 80 awn .  The ratio of the channel lengths between the NMOS and PMOS 
devices is determined by the ratio of the charge carrier mobilities of the NMOS 
and PMOS transistors. M5, with 100pm channel width, simulates an ideal 
current source, and is connected to the gates of transistors M7 and M12 in the 6 
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Figure 1.  1 pm CMOS Single-Ended Differential Amplifier 7 
other two branches. Both transistors M7 and M12 are NMOS devices with 
50,urn channel length. This configuration attempts to force the same amount of 
current flowing through the output stage as flows through the bias transistor M5. 
Thus, transistors M6, M7, comprising the bias current branch where M6 is a 
PMOS device with 25,um width, and M5 attempt to maintain constant current 
through M12. This improves the gain of the amplifier and increases its frequency 
range. 
The parasitic capacitances of the amplifier are also shown in Figure 1.  Stray 
capacitance C, accounts for the wiring capacitance between the substrate, gates, 
and DC bias of the active loads. As determined from the layout in Appendix E, 
C,  is 41.7fF. C, represents the 10.7fF parasitic capacitance between substrate 
and the metal input line for M3. Similarly, C, is 10.8fF and accounts for the 
stray substrate-to-metal capacitance for M4. 
The parasitic capacitance between the gate and substrate of transistor M11 is 
27.6fF. The other significant stray capacitance, C occurs at the output node. 
Again, the value of C, is determined from the layout in Appendix E and is 
11.9fF. C, simulates the metal-to-substrate capacitance. 
Figure 2 illustrates the CMOS inverter with the associated parasitics. In contrast 
to the amplifier, the transistors in the ring oscillator each have 2pm channel 8 
vdd 
W=4.8um 
L=2um 
MO 
Vin  Vout 
Co 
2.4fF 
M1  W=4.8um 
L=2um 
5.68fF 
10 ohms 
SUBSTRATE CONTACT 
Figure 2.  CMOS Inverter Cell 9 
lengths and both NMOS and PMOS devices have 4.8,wn channel widths. Note 
that this is a minimum-area design for the inverter stages. The inverter 
transistors are modeled using Level 3 in HSPICE. The capacitor C. represents 
the stray capacitance between the wiring and substrate. C. is 5.68fF for the 
specific amplifier layout included in the Appendix E. 
The parasitic capacitance Co accounts for the capacitance between the output node 
and the substrate. As determined from the layout, Co is 2.4fF. The 1052 resistor 
represents the resistance of the epitaxial layer. The parasitics were determined 
through automated parameter extraction using actual layouts of the amplifier and 
inverter stages of the ring oscillator. 
Figure 3 shows the ring oscillator; the corresponding layout is shown in 
Appendix F. Forty-nine inverter stages are cascaded in a closed loop where the 
initial conditions are used to initiate oscillation [8].  Oscillation is achieved by 
grounding the input of the 49th inverter and simultaneously setting the output to 
5V. The noise associated with the switching of the inverters is coupled into the 
substrate. The switching noise is amplified by the amplifier and the result is 
observed at the amplifier's output node. 
Figure 4 shows the AC small signal equivalent circuit for a PN junction diode 
under the condition of forward bias [9]. Whereas the depletion region 
capacitance C., is a direct result of the majority carrier response, the diffusion Figure 3.  49-Stage Ring Oscillator  '8 11 
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Figure 4.  AC Small-Signal Diode Model 12 
capacitance Cd derives from the minority carrier response. The series resistance 
Rp represents the substrate bulk and parasitic contact resistance of the guard ring. 
Diode structure is an important consideration in fabrication of the guard ring. 
Long base width diodes are characterized by 
W»Lp  (1) 
where 
W = length of the region of the lightly doped material 
Lp = mean diffusion length of the minority carriers in the lightly doped material. 
The minority carrier concentration reduces to the thermal equilibrium level in a 
distance W. Thus, the response time of long base width diodes is substantially 
shorter than diodes utilizing the full diffusion length of minority carriers. 
Narrow base width diodes are characterised by 
W « Lp  (2) 
where 
W = length of the region of the more lightly doped material 
Lp = mean diffusion length of the minority carriers in the lightly doped material. 
Since W « Lp, carrier recombination occurs at the epi-substrate interface and 
therefore the minority carrier lifetime may be replaced by the mean transit time 
TT. This results in much shorter response times compared to long base width 
diodes. 13 
For narrow base width diodes, the mean transit time of the excess minority 
carriers, TT, replaces the minority carrier recombination lifetime, to [7]. The 
diffusion length is then replaced by the width W of the lightly doped material. 
As a result, the diffusion capacitance decreases significantly. This reduction in 
capacitance increases the resonant frequency of the RLC structure. For low bias, 
the narrow base width diode increases the resonant frequency into the gigahertz 
regime. This is precisely the type of frequency response/selectivity that is 
desired; the noise frequency was determined to be 0.875GHz. 
Since the guard ring is forward biased, the junction capacitance C) is insignificant 
and therefore the model reduces to the parallel combination of the diode 
conductance G and diffusion capacitance  Cd .  The diode is modeled in Level 1 in 
HSPICE. In addition to specifying the transit time TT, the saturation current IS 
is also provided. The saturation current is determined to be 
h=16.8fA  (3) 
However, to determine the optimal bias current through the diode, the frequency 
of the noise must be first determined. From Figure 6, which shows the noise 
waveform without any guard ring, it can be seen that the period of the 
fundamental is 4.0ns over 3.5 complete periods. Thus, 
4.Ons  rts 4.=1.14 T =waveforrn period=  (4)
3.5cycles  cycle 14 
f = noise frequency = 
1 
= 
1 
= 875MHz  (5) T  1.14ns 
The radian frequency is given as 
2n/ = 274875MHz)= 5.5.109 rad  (6) 
sec 
The saturation current of the diode is 
qADtznix.
Is  (Amps) Io = is =  (7)
Wb 
where representative values of standard CMOS technology have been chosen, 
a, = 25 cm- (8) 
sec 
W b = 10,um  (9) 
np. = 4.2 -105 / cm3  (10) 
A =10 -5 cm' =1000p n'- (11) 
q = 1.6 -10-19C  (12) 
and then 
Is =16.8fA  (13) 
Note that the relationship between the diode conductance and diffusion 
capacitance yields the transit time 
where 
YT = transit time = r Ca  (14) 
Cd is the diffusion capacitance, and 
IDC(MA) = 
1  =  (15) r  25ohms 15 
Figure 5 illustrates the equivalent circuit of the guard ring diode, substrate 
inductance, and DC bias source in conjunction with the associated substrate 
connections for the digital and analog circuits. 
The digital circuit consists of a 49-stage CMOS ring oscillator that shares a 
common substrate with a 2-stage CMOS analog amplifier. The oscillator is 
employed to generate substrate noise by virtue of the switching of its inverter 
stages. This digital switching noise is coupled into the amplifier via the common 
substrate; the amplifier magnifies the noise and offers an output node for 
observation. 
Thus, the ring oscillator and analog amplifier emulate the mechanism of substrate 
crosstalk that corrupts the analog signal in typical mixed-mode CMOS circuit 
applications. The substrate contact on the ring oscillator is connected to the 
common substrate through a 0.9E2 resistor; similarly, the amplifier substrate is 
connected to the common substrate through a 0.1E2 resistor. These resistances 
simulate the substrate contact resistance for their respective circuits. The local 
substrate node on the amplifier is also connected to a 1E2 resistor in series with a 
10nH inductor that leads to ground; the 10nH inductor models the substrate 
inductance whereas the 1E2 resistor accounts for the series resistance in the 
substrate. DIGITAL CIRCUIT
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Figure 5. AC Equivalent Circuit of Guard Ring Structure 17 
The AC equivalent circuit of the embedded guard ring structure reveals the RLC 
equivalent circuit configuration of the substrate inductance, parasitic contact 
resistances, forward-biased diode conductance, and forward-biased diffusion 
capacitance. The PN junction diode under conditions of forward bias can be 
modeled as shown in Figure 4. The depletion region capacitance C is a direct 
result of the majority carrier response; the diffusion capacitance Cd  derives from 
the minority carrier response. Under forward bias, though, the depletion 
capacitance may be ignored. Figure 5 shows the small signal equivalent circuit 
where the series resistance Rp represents the substrate and parasitic contact 
resistance. 
As described above, the AC equivalent circuit of the guard ring structure forms 
an RLC circuit configuration. This circuit can be forced to resonate at a 
particular frequency by varying the current through the diode. The diffusion 
capacitance depends upon the diode current and, consequently, the capacitance 
can be varied by adjusting the DC bias across the guard ring diode. This allows 
tuning of the filter. The inductance of the wire bond and pin leads is modeled as 
a lumped parameter since the substrate is treated as a single node over a local 
area. Hence, adjusting the bias voltage will vary the resonant frequency of the 
equivalent RLC circuit. 18 
Examination of the small signal AC equivalent circuit of the guard ring diode and 
substrate connection provides the insight for calculating the optimum DC bias 
such that the resonant guard ring will provide maximum suppression of the 
substrate noise. 
From circuit theory [10], the driving point impedance at the common substrate 
contact is 
2 1 
(.5.  -I-1 3' 
rCd  LCd)L Z(s)  (16)
1 
S 
rCd 
where the resonant frequency wo is given as 
(17)
(Lb  L Cd 
The resonant frequency can be expressed as a function of the 
diode parameters by substituting 
T7' = rCd  (18) 
into 
r
 
coo =  (19) L TT 
This shows the dependence of resonant frequency on the diode conductance. 
Since the conductance is directly controlled by the bias current, the resonant 
frequency can be adjusted by varying V Inas. 19 
At the resonant frequency coo, the impedance looking down into the guard ring 
structure from the substate node is 
1 L  L 
= =  (20)
r Cd  77 
This impedance becomes very small for parameter values near the the resonant 
condition. Substituting the parameters 
Substrate Inductance:  L = 10nH  (21) 
Diffusion Capacitance:  coo = 2ir (800MHz) =  (22)

LC1d
 
Cd = 3.3pF  (23) 
1  T7'  2Ons Diode Resistance:  r = =  =  (24) 
g  Cd  3.3pF= 
yields 
Z, = 0.5.  (25) 
Thus, a single guard ring theoretically provides two orders of magnitude of 
substrate noise reduction. 
The quality factor Q indicates the spectral width of the frequencies selected by 
the resonant guard ring structure. To maximize the noise reduction obtainable 
from a single guard ring diode, a low Q and low magnitude impedance I Z(coo) 
are desired. 
The low Q will alleviate the problem of precise determination of the frequency 
components in the substrate noise. Since multiple frequency components exist in 20 
the substrate noise spectrum, a low-Q resonant structure offers the advantage of 
shunting several frequencies through the same guard ring. The quality factor Q, 
which is a measure of the selectivity of the RLC filter, is given as 
r  rC
Q =  =  = TT -coo  (26) aL  cooLC 
where 
TT = transit time = 2Ons  (27) 
ol = 27cf  (28) 
Several additional relationships are useful in the application of this technique. 
These relationships can be exploited to allow rapid and accurate determination of 
the proper parameters of the guard ring and DC bias source to achieve maximum 
suppression of the substrate noise. 
The magnitude impedance of the RLC structure is 
L L 
Z(coo) I =  =  (29)
rCd  TT 
Another figure of merit is the product of the quality factor and impedance at 
resonance: 
IQ Z(0.)1=  r  L  = 01,i  (30) 
01,1 .  rCd 
Figure 6 illustrates the equivalent circuit configuration of the ring oscillator, 
amplifier, and substrate connections for a typical CMOS process that does not 
employ resonant forward-biased guard rings. DIGITAL CIRCUIT 
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Figure 6.  Typical CMOS Process With No Guard Ring 22 
Figure 7 shows the response of the circuit in Figure 6 where no guard ring is 
utilized. Note that the noise magnitude in Figure 7 is about ten times greater than 
the noise magnitude from the circuit employing the resonant guard ring at 
optimum bias. 
Figure 8 shows the result of a 1024-point Fast Fourier Transform (i-Fi) 
performed on the time-domain output signal for the circuit shown in Figure 6, 
where no guard ring is employed. The data indicates the largest frequency 
component occurs at 875MHz. This agrees with the calculations performed on 
the results shown in the time domain response in Figure 7. To demonstrate the 
utility of the forward biased guard ring, the 875MHz frequency was selected as 
the target frequency for suppression. 
Figure 9 displays the output waveform from the amplifier for Vbtas  = -0 .40V . 
Note that this bias is 0.12V positive with respect to the optimal bias point at 
0.52V. The steady state output noise voltage is 30mV peak-to-peak. 
Similarly, Figure 10 shows the response for Vbias = -0.60V. Note that this bias 
is 0.08V negative compared to the optimal bias point. The steady state output 
noise voltage is 10mV peak-peak. 
Figures 9 and Figure 10 demonstrate the sensitivity of the guard ring to variations 
in DC bias. 23 
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Figure 11 illustrates the noise level at the optimal DC bias condition. The 
approximate magnitude of the noise voltage is 3mV. Comparison of Figures 7 
and Figure 11 reveal a significant decrease in the substrate noise. This 
comparison indicates that an order of magnitude reduction in noise level can be 
achieved by employing a single resonant forward-biased guard ring. 
Figure 12 illustrates the result of a 1024-point Fast Fourier Transform perfomed 
on the output signal of the mixed-mode circuit. The k.1-41 shows a 24dB 
reduction in the substrate noise level at 875MHz. This indicates that more than 
one order of magnitude reduction in the substrate noise level is obtainable. Note 
that this reduction is achieved through a single resonant forward-biased guard 
ring operating at the optimal DC bias condition. 28 
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CHAPTER 4: CONCLUSION
 
This paper proposes the fabrication of a forward-biased guard ring to suppress 
substrate noise by reducing the substrate-to-ground impedance. The guard ring 
diode behaves as an on-chip capacitor. Adjusting the DC bias of the diode 
provides the proper diffusion capacitance to force the RLC circuit into resonance 
at the chosen frequency. Theoretical analysis indicates that the resonant guard 
ring is capable of suppressing substrate noise by two orders of magnitude. 
Simulation results illustrate that noise reduction of one order of magnitude 
through a single resonant guard ring is feasible.  It is advantageous to obtain a 
low quality factor Q and a low magnitude impedance I Z(w0) I  since this allows 
the RLC circuit to attenuate a wider frequency range of switching transients. 
Multiple guard rings may be employed to suppress a variety of frequency 
components. 31 
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APPENDIX A: HSPICE CIRCUIT FILE 
* Circuit File for 49-Stage Ring Oscillator and 2-Stage CMOS Amplifier 
.MODEL DIODE D (LEVEL= 1 IS=5.6E-15 TT=20E-9) 
.MODEL N_INVERTER NMOS(LEVEL=3 LD=0.15U WD=0.3U VTO =0.73 
TOX =200E-10 U0=520 NSUB=2.8E16 VMAX =1.35E5 ETA=0.02 THETA =0.07 
KAPPA=0.1 DELTA=0.6 XJ=0.1U NFS=5E11 RSH=1000 RD=0 RS=0 CGDO= 1.85E-10 
CGS0=1.85E-10 CGBO= 2.5E -10 CJ=3.2E-4 JSW=2.8E-10 MJ=0.95 MJSW=0.12 JS=1E-3 
FC=0 PB=0.8 ACM=2) 
.MODEL N_AMP_50 NMOS(LEVEL=3 LD=0.15U WD=0.3U VTO =0.73 TOX=200E-10 
U0=520 NSUB=2.8E16 VMAX =1.35E5 ETA=0.02 THETA=0.07 KAPPA=0.1 
DELTA=0.6 XJ=0.1U NFS=5E11 RSH=1000 RD=0 RS=0 CGDO=1.85E-10 
CGSO= 1.85E-10 CGBO= 2.5E -10 CJ=3.2E-4 CJSW=2.8E-10 MJ=0.95 MJSW=0.12 
JS= 1E-3 FC=0 PB=0.8 ACM=2) 
.MODEL N_AMP_100 NMOS(LEVEL=3 LD=0.15U WD=0.3U VTO =0.73 TOX =200E-10 
U0=520 NSUB=2.8E16 VMAX=1.35E5 ETA=0.02 THETA=0.07 KAPPA=0.1 
DELTA=0.6 XJ=0.1U NFS=5E11 RSH=1000 RD =O RS =O CGDO=1.85E-10 
CGSO= 1.85E-10 CGB0=2.5E-10 CJ=3.2E-4 CJSW=2.8E-10 MJ=0.95 MJSW=0.12 
JS= 1E-3 FC =O PB=0.8 ACM=2) 
.MODEL P_INVERTER PMOS(LEVEL=3 LD=0.0U WD=0.4U VT0=-0.9 TOX=200E-10 
U0=180 NSUB=2.8E16 VMAX = 1.9E5 ETA=0.09 THETA=0.13 KAPPA =3 DELTA=0.3 
XJ =0.OU NFS= 1E12 RSH= 1400 RD =O RS =O CGDO= 1.85E-10 CGSO= 1.85E-10 
CGB0=2.5E-10 CJ=5.2E-4 CJSW=2.8E-10 MI=0.5 MJSW=0.33 JS=1E-3 FC =O PB=0.9 
ACM=2) 
.MODEL P AMP_80 PMOS(LEVEL =3 LD = 0.0U WD =0.4U VTO = -0.9 TOX =200E-10 
U0=180 NSUB= 2.8E16 VMAX =1.9E5 ETA=0.09 THETA=0.13 KAPPA=3 DELTA=0.3 
XJ=0.0U NFS=1E12 RSH=1400 RD =O RS =O CGDO= 1.85E-10 CGS0=1.85E-10 
CGB0=2.5E-10 CJ=5.2E-4 CJSW=2.8E-10 MJ=0.5 MJSW=0.33 JS= 1E-3 FC =O PB=0.9 
ACM=2) 
.MODEL P_AMP_25 PMOS(LEVEL=3 LD=0.0U WD=0.4U VTO = -0.9 TOX=200E-10 
U0=180 NSUB=2.8E16 VMAX=1.9E5 ETA=0.09 THETA=0.13 KAPPA =3 DELTA=0.3 
XJ=0.0U NFS=1E12 RSH=1400 RD =O RS =O CGDO= 1.85E-10 CGS0=1.85E-10 
CGB0=2.5E-10 CJ=5.2E-4 CJSW=2.8E-10 MJ=0.5 MJSW=0.33 JS= 1E-3 FC =O PB=0.9 
ACM =2) 34 
* 49-STAGE RING OSCILLATOR and 2-STAGE AMPLIFIER 
xinvl 0 1 2 3 RO_sub inv 
xinv2 0 1 22 2 RO_sub inv 
xinv3 0 1 32 22 RO_sub inv 
xinv4 0 1 42 32 RO_sub inv 
xinv5 0 1 52 42 RO_sub inv 
xinv6 0 1 62 52 RO_sub inv 
xinv7 0 1 72 62 RO_sub inv 
xinv8 0 1 82 72 RO_sub inv 
xinv9 0 1 92 82 RO_sub inv 
xinv10 0 1 102 92 RO_sub inv 
xinv11 0 1 112 102 RO_sub inv 
xinv12 0 1 122 112 RO_sub inv 
xinv13 0 1 132 122 RO_sub inv 
xinv14 0 1 142 132 RO_sub inv 
xinv15 0 1 152 142 RO_sub inv 
xinv16 0 1 162 152 RO_sub inv 
xinv17 0 1 172 162 RO_sub inv 
xinv18 0 1 182 172 RO_sub inv 
xinv19 0 1 192 182 RO_sub inv 
xinv20 0 1 202 192 RO_sub inv 
xinv2l 0 1 212 202 RO_sub inv 
xinv22 0 1 222 212 RO_sub inv 
xinv23 0 1 232 222 RO_sub inv 
xinv24 0 1 242 232 RO_sub inv 
xinv25 0 1 252 242 RO_sub inv 
xinv26 0 1 262 252 RO_sub inv 
xinv27 0 1 272 262 RO_sub inv 
xinv28 0 1 282 272 RO_sub inv 
xinv29 0 1 292 282 RO_sub inv 
xinv30 0 1 302 292 RO_sub inv 
xinv31 0 1 312 302 RO_sub inv 
xinv32 0 1 322 312 RO_sub inv 
xinv33 0 1 332 322 RO_sub inv 
xinv34 0 1 342 332 RO_sub inv 
xinv35 0 1 352 342 RO_sub inv 
xinv36 0 1 362 352 RO_sub inv 
xinv37 0 1 372 362 RO_sub inv 
xinv38 0 1 382 372 RO_sub inv 
xinv39 0 1 392 382 RO_sub inv 
xinv40 0 1 402 392 RO_sub inv 
xinv4l 0 1 412 402 RO_sub inv 
xinv42 0 1 422 412 RO_sub inv 
xinv43 0 1 432 422 RO_sub inv 
xinv44 0 1 442 432 RO_sub inv 
xinv45 0 1 452 442 RO_sub inv 
xinv46 0 1 462 452 RO_sub inv 
xinv47 0 1 472 462 RO_sub inv 
xinv48 0 1 482 472 RO_sub inv 
xinv49 0 1 3 482 RO_sub inv 
xamp50 5 6 out 1 0 ampsub amp 35 
* DC BIAS SOURCES 
Vd 1 0 5 
Vbl 5 0 2.5 
Vb2 6 0 2.5 
* INITIAL CONDITIONS FOR RING OSCILLATOR 
.IC V(482)=0 V(3)=1 
* SUBSTRATE CONTACT RESISTANCES 
Rsub_osc RO_sub substrate 0.9 
Rsub_amp ampsub substrate 0.1 
R_contact ampsub wafer 1 
* INDUCTANCE OF THE SUBSTRATE CONNECTION 
L_substrate wafer 0 10n 
* 
* OMIT THIS SECTION FOR SIMULATIONS WITHOUT GUARD RING 
* GUARD RING DIODE w/ CONTACT RESISTANCE and SUBSTRATE CONTACT 
INDUCTANCE 
R_L_C_contact substrate node_p 0.1 
DDIODE node_p node_n+ DIODE 
L_RLC node n+ Pos terminal 10n 
* 
* SUBSTRATE BIAS	  CHOOSE ONE OF THE FOLLOWING: 
a) V_bias Pos_terminal 0 -0.400 
b) V_bias Pos_terminal 0 -0.600 
c) V_bias Pos_terminal 0 -0.525 
* INVERTER SUBCIRCUIT 
.subckt inv 1000 1100 1200 1300 1400 
VSS VDD OUT IN SUB 
m0 1200 1300 1100 1100 P INVERTER L=2U W=4.8U AS=25.92P AD=25.92P PS=20.4U 
+PD=20.4U 
ml 1200 1300 1000 s N_INVERIER L=2U W=4.8U AS=25.92P AD=25.92P PS=20.4U 
+PD=20.4U 
cw 1300 s 5.68f 
co 1200 s 2.40f 
rl 1400 s 10 
.ends inv _  _ 
_  _ 
36 
* AMPLIFIER SUBCIRCLTIT 
.subckt amp 200 300 700 100 0 ampsub 
*  +IN -IN OUT VDD GND SUB 
* DIFFERENTIAL INPUT STAGE 
MI 500 500 100 100 P  AMP  80 L= 1U W=80U AS=432P AD=432P PS=170.8U 
+PD=170.8U 
M2 600 500 100 100 P  AMP  80 L=1U W=80U AS=432P AD=432P PS=170.8U 
+ PD = 170.8U 
M3 500 200 400 sl N AMP 50 L= 1U W=50U AS=270P AD=270P PS=110.8U 
+ PD = 110.8U 
M4 600 300 400 s2 N_ AMP  50 L = 1U W=50U AS= 270P AD=270P PS=110.8U  _
 
+PD=110.8U
 
* OUTPUT STAGE 
M11 700 600 100 100 P AMP 80 L= 1U W=80U AS=432P AD=432P PS=170.8U 
+ PD= 170.8U 
M12 700 800 0 s3 N AMP 50 L=1U W=50U AS=270P AD=270P PS=110.8U PD=110.8U 
*BIAS TRANSISTORS 
M5 400 800 0 s4 N_ AMP 100 L=1U W=100U AS=540P AD=540P PS=210.8U 
+ PD=210.8U 
M6 800 800 100 100 P AMP 25 L=1U W=25U AS= 135P AD=135P PS=60.8U PD=60.8U 
M7 800 800 0 s5 N AMP 50L=1U W=50U AS=270P AD=270P PS=110.8U PD=110.8U 
* SUBSTRATE CONNECTIONS 
rl sl ampsub 10 
r2 s2 ampsub 10 
r3 s3 ampsub 10 
r4 s4 ampsub 10 
r5 s5 ampsub 10 
* STRAY CAPACITANCES FROM LAYOUT OF AMPLIFIER 
cl 500 ampsub 41.7f 
c2 200 ampsub 10.7f 
c3 600 ampsub 27.6f 
c4 300 ampsub 10.8f 
c5 700 ampsub 11.9f 
.ends amp 
* OUTPUT ANALYSIS 
.op 
.tran 0.01n lOn 
.fft V(out,10000) start=0 stop=10n np=1024 
.meal tran Vout_rms rms V(out,10000) from=2ns to =1Ons 
.end 37 
APPENDIX B: MODEL FILE FOR NARROW BASE DIODE
 
.MODEL DIODE D (LEVEL=1 IS =5.6E-15 Tr=20E-9) 
APPENDIX C: MODEL FILE FOR N-CHANNEL DEVICES 
.MODEL N_CHANNEL NMOS(LEVEL=3 LD=0.15U WD=0.3U VTO =0.73 
TOX=200E-10 U0=520 NSUB=2.8E16 VMAX= 1.35E5 ETA=0.02 THETA=0.07 
ICAPPA=0.1 DELTA=0.6 XJ=0.1U NFS=5E11 RSH=1000 RD =O RS=0 CGDO= 1.85E-10 
CGSO= 1.85E-10 CGBO= 2.5E -10 CJ=3.2E-4 CJSW=2.8E-10 MJ=0.95 MJSW=0.12 
JS= 1E-3 FC=0 PB=0.8 ACM=2) 
APPENDIX D: MODEL FILE FOR P-CHANNEL DEVICES 
.MODEL P CHANNEL PMOS(LEVEL=3 LD=0.0U WD=0.4U VTO = -0.9 TOX=200E-10 
U0=180 NSUB= 2.8E16 VMAX=1.9E5 ETA=0.09 THETA=0.13 KAPPA=3 DELTA=0.3 
XJ=0.0U NFS=1E12 RSH=1400 RD=0 RS=0 CGDO=1.85E-10 CGS0=1.85E-10 
CGBO= 2.5E -10 CJ=5.2E-4 CJSW=2.8E-10 MJ=0.5 MJSW=0.33 JS= 1E-3 FC=0 PB=0.9 
ACM=2) 38 
APPENDIX E: LAYOUT OF CMOS AMPLIFIER
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APPENDIX F: LAYOUT OF RING OSCILLATOR
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APPENDIX G: LAYOUT OF CMOS INVER1ER CELL
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APPENDIX H: FREQUENCY RESPONSE OF AMPLIFIER
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APPENDIX I: HSPICE CIRCUIT FILE FOR AMPLIFIER
 
*Circuit File for CMOS Differential Amplifier With Output Stage 
.options post 
* POWER and INPUT SIGNAL
 
VDD 1 0 DC 5V
 
VIN1 2 0 DC 2.5V
 
VIN2 3 0 DC 2.5V AC 0.00IV
 
* AMPLIFIER CIRCUIT
 
MI 5 5 1  1 P_AMP_80 L=1U W= 80U
 
M2 6 5 1  1 P_AMP_80 L=1U W=80U
 
M3 5 2 4 0 N AMP 50 L=1U W=50U
 
M4 6 3 4 0 N AMP 50 L= 1U W=50U
  _  _ 
* OUTPUT STAGE 
MI1 7 6 1 1 P_AMP_80 L= 1U W=80U 
M12 7 8 0 0 N AMP 50 L= IU W=50U  _  _ 
*BIAS CIRCUIT 
M5 4 8 0 0 N_AMP_100 L= IU W= 100U 
M6 8 8 1 1 P_AMP_25 L=1U W=2511 
M7 8 8 0 0 N AMP 50 L= 1U W=50U 
.MODEL N NMOS(LEVEL=3 LD =0.15U WD=0.3U VTO =0.73 TOX=200E-10 
+ U0=520 NSUB=2.8E16 VMAX =1.35E5 ETA=0.02 THETA=0.07 KAPPA=0.1 
+ DELTA=0.6 XJ=0.1U NFS=5E11 RSH= 1000 RD =O RS =O 
+ CGDO= 1.85E-10 CGSO= 1.85E-10 CGB0=2.5E-10 CJ=3.2E-4 CJSW=2.8E-I0 
+ MJ=0.95 MJSW=0.12 JS=1E-3 FC =O PB=0.8 ACM=2) 
.MODEL N_AMP_50 NMOS(LEVEL=3 LD=0.15U WD=0.3U VT0=0.73 TOX =200E-10 
+ U0=520 NSUB=2.8E16 VMAX=1.35E5 ETA=0.02 THETA=0.07 ICAPPA=0.1 
+ DELTA=0.6 XJ=0.1U NFS=5E11 RSH=20 RD=0 RS=0 
+ CGDO= 1.85E-10 CGS0=1.85E-10 CGB0=2.5E-10 CJ=3.2E-4 CJSW=2.8E-I0 
+ MJ=0.95 MJSW=0.12 JS= 1E-3 FC =O PB=0.8 ACM=2) 
* RSH =1000/50 =20 
.MODEL N_AMP_100 NMOS(LEVEL=3 LD=0.15U WD=0.3U VTO =0.73 TOX =200E-10 
+ U0=520 NSUB=2.8E16 VMAX= 1.35E5 ETA=0.02 THETA=0.07 KAPPA=0.1 
+ DELTA=0.6 XJ=0.1U NFS=5E11 RSH=10 RD =O RS =O 
+ CGDO= 1.85E-10 CGSO= 1.85E-10 CGB0=2.5E-10 CJ=3.2E-4 CJSW= 2.8E -10 
+ MJ=0.95 MJSW=0.12 JS= 1E-3 FC =O PB=0.8 ACM=2) 
* RS=1000/100=10 43 
.MODEL P PMOS(LEVEL=3 LD=0.0U WD=0.4U VTO = -0.9 TOX=200E-10 
+ U0=180 NSUB=2.8E16 VMAX=1.9E5 ETA=0.09 'THETA=0.13 KAPPA =3 
+ DELTA=0.3 XJ=0.0U NFS=1E12 RSH=1400 RD =O RS=0 
+ CGDO=1.85E-10 CGS0=1.85E-10 CGBO= 2.5E -10 CJ=5.2E-4 CJSW=2.8E-10 
+ MJ=0.5 MJSW=0.33 JS=1E-3 FC=0 PB=0.9 ACM=2) 
.MODEL P_AMP_80 PMOS(LEVEL=3 LD=0.0U WD=0.4U VTO= -0.9 TOX=200E-10 
+ U0=180 NSUB=2.8E16 VMAX= 1.9E5 ETA=0.09 THETA=0.13 KAPPA =3 
+ DELTA=0.3 XJ=0.0U NFS=1E12 RSH= 17.5 RD=0 RS=0 
+ CGDO=1.85E-10 CGS0=1.85E-10 CGBO= 2.5E -10 CJ=5.2E-4 CJSW=2.8E-10 
+ MJ=0.5 MJSW=0.33 JS=1E-3 FC=0 PB=0.9 ACM=2) 
* RSH= 1400/80 =17.5 
.MODEL P_AMP_25 PMOS(LEVEL=3 LD=0.0U WD=0.4U VTO= -0.9 TOX=200E-10 
+ U0=180 NSUB=2.8E16 VMAX=1.9E5 ETA=0.09 THETA=0.13 KAPPA=3 
+ DELTA=0.3 XJ=0.0U NFS=1E12 RSH=56 RD=0 RS=0 
+ CGDO= 1.85E-10 CGSO= 1.85E-10 CGB0=2.5E-10 CJ=5.2E-4 CJSW=2.8E-10 
+ MJ=0.5 MJSW=0.33 JS=1E-3 FC=0 PB=0.9 ACM=2) 
* RSH=1400/25 =56 
*ANALYSIS 
.0P 
.AC DEC 10 1k 100E9 
.END 